Designing Application-Specific Networks on Chips with Floorplan Information