LEONE, GIANLUCA

LEONE, GIANLUCA  

DIPARTIMENTO DI INGEGNERIA ELETTRICA ED ELETTRONICA  

Mostra records
Risultati 1 - 9 di 9 (tempo di esecuzione: 0.025 secondi).
Titolo Data di pubblicazione Autore(i) Rivista Editore
Low-Power FPGA-based Spiking Neural Networks for Real-Time Decoding of Intracortical Neural Activity 1-gen-2024 Martis, Luca; Leone, Gianluca; Raffo, Luigi; Meloni, Paolo IEEE SENSORS JOURNAL -
On-FPGA Spiking Neural Networks for Integrated Near-Sensor ECG Analysis 1-gen-2024 Scrugli, Matteo Antonio; Busia, Paola; Leone, Gianluca; Meloni, Paolo - -
Real-Time sEMG Processing with Spiking Neural Networks on a Low-Power 5K-LUT FPGA 1-gen-2024 Scrugli, Matteo Antonio; Leone, Gianluca; Busia, Paola; Raffo, Luigi; Meloni, Paolo IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS -
SYNtzulu: A Tiny RISC-V-Controlled SNN Processor for Real-Time Sensor Data Analysis on Low-Power FPGAs 1-gen-2024 Leone, G.; Scrugli, M. A.; Badas, L.; Martis, L.; Raffo, L.; Meloni, P. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS -
Integrating Biological and Artificial Neural Networks Processing on FPGAs 15-feb-2023 - - Università degli Studi di Cagliari
On-FPGA Spiking Neural Networks for End-to-End Neural Decoding 1-gen-2023 Leone, G; Raffo, L; Meloni, P IEEE ACCESS -
Power-efficient in vivo brain-machine interfaces via brain-state estimation 1-gen-2023 Valencia, D.; Leone, G.; Keller, N.; Mercier, P. P.; Alimohammad, A. JOURNAL OF NEURAL ENGINEERING -
A Bandwidth-Efficient Emulator of Biologically-Relevant Spiking Neural Networks on FPGA 1-gen-2022 Leone, G; Raffo, L; Meloni, P IEEE ACCESS -
ZyON: Enabling Spike Sorting on APSoC-Based Signal Processors for High-Density Microelectrode Arrays 1-gen-2020 Leone, G.; Raffo, L.; Meloni, P. IEEE ACCESS -