This work presents an automatic power estimation and implementation flow for coarse-grained reconfigurable systems, capable of guiding designers towards the optimal implementation of power-efficient systems. The entire flow is assessed over the reconfigurable computing core of a dedicated image processing accelerator, targeting an ASIC 45 nm technology.
Coarse grain reconfiguration: Power estimation and management flow for hybrid gated systems
FANNI, TIZIANA;RAFFO, LUIGI
2016-01-01
Abstract
This work presents an automatic power estimation and implementation flow for coarse-grained reconfigurable systems, capable of guiding designers towards the optimal implementation of power-efficient systems. The entire flow is assessed over the reconfigurable computing core of a dedicated image processing accelerator, targeting an ASIC 45 nm technology.
File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
submitted_8_10_16.pdf
Solo gestori archivio
Descrizione: Articolo Principale
Tipologia:
versione post-print (AAM)
Dimensione
1.06 MB
Formato
Adobe PDF
|
1.06 MB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I metadati presenti in IRIS UNICA sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono protetti da diritto d'autore, salvo diversa indicazione.
