A reconfigurable architecture oriented to low-power digital signal processing is presented, synthesised and tested on ETSI-GSM voice coding algorithms. An overall reduction of 44.6% cycles with respect to standard RISC processors is obtained. Such improvement together with locality and temporal correlation allows a reduction of power consumption.
44.6% processing cycles reduction in GSM voice coding by low-power reconfigurable co-processor architecture
CARTA, SALVATORE MARIO;RAFFO, LUIGI
2002-01-01
Abstract
A reconfigurable architecture oriented to low-power digital signal processing is presented, synthesised and tested on ETSI-GSM voice coding algorithms. An overall reduction of 44.6% cycles with respect to standard RISC processors is obtained. Such improvement together with locality and temporal correlation allows a reduction of power consumption.
File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
01106093.pdf
Solo gestori archivio
Dimensione
267.83 kB
Formato
Adobe PDF
|
267.83 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
