Massively Parallel Processors on-Chip, presenting the same problems of their non-monolithic counterparts, exacerbated by the limited on-chip resources, are the most challenging architectures in the processor architectures domain. In this paper, a novel nature-inspired decentralized algorithm, aiming at the definition of clusters of processors to be assigned to different threads, is presented and evaluated. Taking inspiration from liquid surface tension and drops coalescence, the proposed solution achieves better performances than other distributed solutions, reducing fragmentation and communication latency within the clusters.
A surface tension and coalescence model for dynamic distributed resources allocation in Massively Parallel Processors on-Chip
PALUMBO, FRANCESCA;PANI, DANILO;RAFFO, LUIGI;
2008-01-01
Abstract
Massively Parallel Processors on-Chip, presenting the same problems of their non-monolithic counterparts, exacerbated by the limited on-chip resources, are the most challenging architectures in the processor architectures domain. In this paper, a novel nature-inspired decentralized algorithm, aiming at the definition of clusters of processors to be assigned to different threads, is presented and evaluated. Taking inspiration from liquid surface tension and drops coalescence, the proposed solution achieves better performances than other distributed solutions, reducing fragmentation and communication latency within the clusters.| File | Dimensione | Formato | |
|---|---|---|---|
|
ONLINE.PDF
Solo gestori archivio
Descrizione: Manuscript
Tipologia:
versione editoriale (VoR)
Dimensione
234.81 kB
Formato
Adobe PDF
|
234.81 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I metadati presenti in IRIS UNICA sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono protetti da diritto d'autore, salvo diversa indicazione.



