A Layout-Aware Analysis of Networks-on-Chip and Traditional Interconnects for MPSoCs