Applications and hardware complexity management in modern systems tend to collide with efficient resource and power balance. Therefore, dedicated and power-aware design frameworks are necessary to implement efficient multi-functional runtime reconfigurable signal processing platforms. In this work, we adopt dataflow specifications as a starting point to challenge power minimization.
Power-awarness in coarse-grained reconfigurable designs: A dataflow based strategy
PALUMBO, FRANCESCA;SAU, CARLO;RAFFO, LUIGI
2014-01-01
Abstract
Applications and hardware complexity management in modern systems tend to collide with efficient resource and power balance. Therefore, dedicated and power-aware design frameworks are necessary to implement efficient multi-functional runtime reconfigurable signal processing platforms. In this work, we adopt dataflow specifications as a starting point to challenge power minimization.
File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
sips.pdf
Solo gestori archivio
Tipologia:
versione pre-print
Dimensione
548.24 kB
Formato
Adobe PDF
|
548.24 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
