Power-awarness in coarse-grained reconfigurable designs: A dataflow based strategy