UNICA IRIS Institutional Research Information System

MELONI, PAOLO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
EU - Europa 106.578
NA - Nord America 4.309
AS - Asia 762
Continente sconosciuto - Info sul continente non disponibili 5
SA - Sud America 4
AF - Africa 3
OC - Oceania 2
Totale 111.663
Salva come PNG Salva come JPEG
Nazione #
IT - Italia 105.566
US - Stati Uniti d'America 4.247
CN - Cina 520
UA - Ucraina 328
SE - Svezia 287
SG - Singapore 144
DE - Germania 117
FI - Finlandia 110
GB - Regno Unito 83
CA - Canada 62
FR - Francia 23
VN - Vietnam 22
IN - India 20
BE - Belgio 17
HK - Hong Kong 13
GR - Grecia 10
NL - Olanda 9
RU - Federazione Russa 8
IR - Iran 6
TR - Turchia 6
DK - Danimarca 5
EU - Europa 5
JP - Giappone 5
KR - Corea 5
ES - Italia 4
CZ - Repubblica Ceca 3
ID - Indonesia 3
IL - Israele 3
IQ - Iraq 3
MY - Malesia 3
TW - Taiwan 3
IE - Irlanda 2
LV - Lettonia 2
MA - Marocco 2
MN - Mongolia 2
UY - Uruguay 2
AT - Austria 1
AU - Australia 1
BR - Brasile 1
CY - Cipro 1
LK - Sri Lanka 1
LU - Lussemburgo 1
NO - Norvegia 1
NZ - Nuova Zelanda 1
PE - Perù 1
PH - Filippine 1
PT - Portogallo 1
SC - Seychelles 1
UZ - Uzbekistan 1
Totale 111.663
Salva come PNG Salva come JPEG
Città #
Cagliari 101.703
Uta 3.565
Fairfield 599
Chandler 393
Woodbridge 353
Ashburn 348
Houston 290
Seattle 255
Wilmington 247
Nyköping 242
Boardman 236
Cambridge 229
Ann Arbor 218
Jacksonville 166
Shanghai 105
Dearborn 104
Santa Clara 86
Nanjing 85
Singapore 79
Helsinki 66
Beijing 60
Ottawa 45
Boston 40
Guangzhou 40
San Diego 37
Los Angeles 36
Sassari 26
Redwood City 25
Dong Ket 22
Nanchang 22
Washington 22
Jiaxing 18
Brussels 17
Tianjin 16
Jinan 14
Changsha 13
Kunming 13
New York 13
Rome 13
Shenyang 13
London 12
Toronto 12
Mountain View 11
Milan 10
Orange 10
Pune 10
Atlanta 9
Hangzhou 9
Munich 8
Hebei 7
Hefei 7
Indiana 7
Shenzhen 7
Southend 7
Ningbo 6
Villanovafranca 6
Auburn Hills 5
Copenhagen 5
Jinhua 5
Kilburn 5
Norwalk 5
Nürnberg 5
Turin 5
Athens 4
Gropello Cairoli 4
Pozzo della Chiana 4
Quartu Sant'elena 4
Wuxi 4
Amsterdam 3
Azor 3
Baghdad 3
Bosa 3
Brescia 3
Chicago 3
Clifton 3
Fuzhou 3
Gonnosfanàdiga 3
Hong Kong 3
Irvine 3
Madrid 3
San Francisco 3
Taizhou 3
Torino 3
Zhengzhou 3
Acton 2
Ankara 2
Appiano Gentile 2
Augusta 2
Bangalore 2
Bengaluru 2
Borås 2
Carbonia 2
Central 2
Dallas 2
Dublin 2
Duluth 2
Maracalagonis 2
Millbury 2
Monmouth Junction 2
Montevideo 2
Totale 110.147
Salva come PNG Salva come JPEG
Nome #
MPSoCs for real-time neural signal decoding: A low-power ASIP-based implementation 3.280
Automated Design Flow for Multi-Functional Dataflow-Based Platforms 3.037
An FPGA platform for real-time simulation of spiking neuronal networks 2.916
FPGA-Based Emulation Support for Design Space Exploration 2.785
Real-time neural signals decoding onto off-the-shelf DSP processors for neuroprosthetic applications 2.685
Neuraghe: exploiting CPU-FPGA synergies for efficient and flexible CNN inference acceleration on zynQ SoCs 2.499
Optimization and deployment of CNNs at the Edge: The ALOHA experience 2.499
System adaptivity and fault-tolerance in NoC-based MPSoCs: The MADNESS project approach 2.445
Modelling and automated implementation of optimal power saving strategies in coarse-grained reconfigurable architectures 2.423
Power modelling for saving strategies in coarse grained reconfigurable systems 2.408
Power and clock gating modelling in coarse grained reconfigurable systems 2.389
Exploring custom heterogeneous MPSoCs for real-time neural signal decoding 2.380
Challenging the Best HEVC Fractional Pixel FPGA Interpolators With Reconfigurable and Multifrequency Approximate Computing 2.289
Exploiting binary translation for fast ASIP design space exploration on FPGAs 2.285
ALOHA: An architectural-aware framework for deep learning at the edge 2.186
Reconfigurable Coprocessors Synthesis in the MPEG-RVC Domain 2.178
The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms 2.172
ASAM: Automatic architecture synthesis and application mapping 2.133
Power-Awarness in Coarse-Grained Reconfigurable Multi-Functional Architectures: a Dataflow Based Strategy 2.091
Curbing the roofline: A scalable and flexible architecture for CNNs on FPGA 2.050
Exploiting All Programmable SoCs in Neural Signal Analysis: A Closed-Loop Control for Large-Scale CMOS Multielectrode Arrays 2.041
A high-efficiency runtime reconfigurable IP for CNN acceleration on a mid-range all-programmable SoC 1.834
A stream buffer mechanism for pervasive splitting transformations on polyhedral process networks 1.807
Runtime Energy versus Quality Tuning in Motion Compensation Filters for HEVC 1.806
Online process transformation for polyhedral process networks in shared-memory MPSoCs 1.784
ALOHA: A Unified Platform-Aware Evaluation Method for CNNs Execution on Heterogeneous Systems at the Edge 1.714
A system-level approach to adaptivity and fault-tolerance in NoC-based MPSoCs: The MADNESS project 1.697
SS-design: Dataflow-based design of coarse-grained: Reconfigurable platforms reconfigurable platform composer tool project - Extended abstract 1.672
Sustainable water management in quality wine-making 1.641
null 1.597
A low overhead self-adaptation technique for KPN applications on NoC-based MPSoCs 1.597
Architecture-aware design and implementation of CNN algorithms for embedded inference: The ALOHA project 1.579
Feasibility study of real-time spiking neural network simulations on a swarm intelligence based digital architecture 1.571
On-the-fly adaptivity for process networks over shared-memory platforms 1.562
A runtime adaptive H.264 video-decoding MPSoC platform 1.532
Enabling fast ASIP design space exploration: An FPGA-based runtime reconfigurable prototyper 1.531
ASAM: Automatic Architecture Synthesis and Application Mapping 1.524
Adaptivity support for MPSoCs based on process migration in polyhedral process networks 1.478
null 1.460
null 1.198
ZyON: Enabling Spike Sorting on APSoC-Based Signal Processors for High-Density Microelectrode Arrays 1.037
Routing Aware Switch Hardware Customization for Networks on Chips 1.032
Area and Power Modeling for Networks-on-Chip with Layout Awareness 999
Combining on-hardware prototyping and high-level simulation for DSE of multi-ASIP systems 990
Enabling fast Network-on-Chip topology selection: an FPGA-based runtime reconfigurable prototyper 971
Exploiting FPGAs for technology-aware system-level evaluation of multi-core architectures 933
A Bandwidth-Efficient Emulator of Biologically-Relevant Spiking Neural Networks on FPGA 927
An FPGA-Based Framework for Technology-Aware Prototyping of Multicore Embedded Architectures 898
Optimizing the serialization factor in Networks-on-Chip: a case of study 882
Synthesis of predictable networks-on-chip-based interconnect Architectures for chip multiprocessors 875
Methods for hardware reduction and overall performance improvement in communication systems 855
On the impact of serializatioin on the cache performances in Network-on-Chip based MPSoCs 833
Area and Power Modeling Methodologies for Networks-on-Chip 828
An FPGA Research Environment for Rapid MPSoC Exploration 828
Designing Routing and Message-Dependent Deadlock Free Networks on Chips 825
A Layout-Aware Analysis of Networks-on-Chip and Traditional Interconnects for MPSoCs 812
Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness 796
Networks on Chips: A Synthesis Perspective 796
Designing Application-Specific Networks on Chips with Floorplan Information 763
NoC Design and Implementation in 65nm Technology 758
Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems-on-Chips 752
Exploring NEURAghe: A Customizable Template for APSoC-Based CNN Inference at the Edge 743
Real-Time neural signal decoding on heterogeneous MPSocs based on VLIW ASIPs 722
Dynamic Pruning for Parsimonious CNN Inference on Embedded Systems 640
A custom MPSoC architecture with integrated power management for real-time neural signal decoding 618
An Adaptive Cognitive Sensor Node for ECG Monitoring in the Internet of Medical Things 600
Flexible acceleration of convolutions on FPGAs: Planning NEURAghe 2.0 594
Optimizing Temporal Convolutional Network Inference on FPGA-Based Accelerators 581
On-FPGA Spiking Neural Networks for End-to-End Neural Decoding 572
Demo: Reconfigurable Platform Composer Tool 560
Runtime-adaptive cognitive IoT nodes 552
Runtime adaptive iomt node on multi-core processor platform 548
Design and optimization techniques for VLSI Network on Chip architectures 508
On-FPGA real-time processing of biological signals from high-density MEAs: A design space exploration 503
An Adaptable Cognitive Microcontroller Node for Fitness Activity Recognition 497
Target-Aware Neural Architecture Search and Deployment for Keyword Spotting 490
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators 467
Task-Specific Automation in Deep Learning Processes 402
Integration of Energy Storage Systems within Modular Multilevel Converters for Medium-Voltage Distribution Networks 398
Reducing False Alarms in Wearable Seizure Detection with EEGformer: A Compact Transformer Model for MCUs 339
EEGformer: Transformer-Based Epilepsy Detection on Raw EEG Traces for Low-Channel-Count Wearable Continuous Monitoring Devices 296
null 265
null 199
A Tiny Transformer for Low-Power Arrhythmia Classification on Microcontrollers 161
A Runtime-Adaptive Cognitive IoT Node for Healthcare Monitoring 154
null 122
null 103
Real-Time sEMG Processing with Spiking Neural Networks on a Low-Power 5K-LUT FPGA 47
SYNtzulu: A Tiny RISC-V-Controlled SNN Processor for Real-Time Sensor Data Analysis on Low-Power FPGAs 32
Low-Power FPGA-based Spiking Neural Networks for Real-Time Decoding of Intracortical Neural Activity 28
On-FPGA Spiking Neural Networks for Integrated Near-Sensor ECG Analysis 16
Design of an AI-driven Architecture with Cobots for Digital Transformation to Enhance Quality Control in the Food Industry 15
CNN hardware acceleration on a low-power and low-cost APSoC 2
Totale 111.919
Salva come PNG Salva come JPEG
Categoria #
all - tutte 134.751
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 134.751
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/202015.133 0 0 0 0 5.469 3.876 2.345 493 683 825 591 851
2020/202125.951 1.218 869 1.420 7.262 5.107 2.486 2.403 1.317 790 1.166 1.156 757
2021/20225.803 742 529 197 341 502 472 217 150 462 879 719 593
2022/20239.424 609 1.155 926 950 819 1.063 530 696 634 610 978 454
2023/202411.356 577 396 510 569 1.078 1.673 1.798 723 486 861 1.553 1.132
2024/202523.149 3.356 10.739 3.200 3.160 2.694 0 0 0 0 0 0 0
Totale 111.919